

FORM PTO-1390 (REV 12-29-99)		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTORNEY'S DOCKET NUMBER
TRANSMITTAL LETTER TO THE UNITED STATES DESIGNATED/ELECTED OFFICE (DO/EO/US) CONCERNING A FILING UNDER 35 U.S.C. 371			500.39680X00 Filed Feb. 23, 2001 U.S. APPLICATION NO. (If known, see 37 CFR 1.5) 09/763438
INTERNATIONAL APPLICATION NO. PCT/JP00/00793	INTERNATIONAL FILING DATE 14 February 2000 (14.02.00)	PRIORITY DATE CLAIMED 23 February 1999 (23.02.99)	
TITLE OF INVENTION INTEGRATED CIRCUIT AND INFORMATION PROCESSING DEVICE			
APPLICANT(S) FOR DO/EO/US NOBUKAZU KONDO; KEI SUZUKI; KOUKI NOGUCHI and ITARU NONOMURA			
Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information:			
<p>1. <input checked="" type="checkbox"/> This is a FIRST submission of items concerning a filing under 35 U.S.C. 371.</p> <p>2. <input type="checkbox"/> This is a SECOND or SUBSEQUENT submission of items concerning a filing under 35 U.S.C. 371.</p> <p>3. <input type="checkbox"/> This express request to begin national examination procedures (35 U.S.C. 371(f)) at any time rather than delay examination until the expiration of the applicable time limit set in 35 U.S.C. 371(b) and PCT Articles 22 and 39(1).</p> <p>4. <input checked="" type="checkbox"/> A proper Demand for International Preliminary Examination was made by the 19th month from the earliest claimed priority date.</p> <p>5. <input checked="" type="checkbox"/> A copy of the International Application as filed (35 U.S.C. 371(c)(2))</p> <p style="margin-left: 20px;">a. <input type="checkbox"/> is transmitted herewith (required only if not transmitted by the International Bureau).</p> <p style="margin-left: 20px;">b. <input checked="" type="checkbox"/> has been transmitted by the International Bureau.</p> <p style="margin-left: 20px;">c. <input type="checkbox"/> is not required, as the application was filed in the United States Receiving Office (RO/US).</p> <p>6. <input checked="" type="checkbox"/> A translation of the International Application into English (35 U.S.C. 371(c)(2)).</p> <p>7. <input type="checkbox"/> Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371(c)(3))</p> <p style="margin-left: 20px;">a. <input type="checkbox"/> are transmitted herewith (required only if not transmitted by the International Bureau).</p> <p style="margin-left: 20px;">b. <input type="checkbox"/> have been transmitted by the International Bureau.</p> <p style="margin-left: 20px;">c. <input type="checkbox"/> have not been made; however, the time limit for making such amendments has NOT expired.</p> <p style="margin-left: 20px;">d. <input type="checkbox"/> have not been made and will not be made.</p> <p>8. <input type="checkbox"/> A translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371(c)(3)).</p> <p>9. <input type="checkbox"/> An oath or declaration of the inventor(s) (35 U.S.C. 371(c)(4)).</p> <p>10. <input type="checkbox"/> A translation of the annexes to the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371(c)(5)).</p> <p>Items 11. to 16. below concern document(s) or information included:</p> <p>11. <input checked="" type="checkbox"/> An Information Disclosure Statement under 37 CFR 1.97 and 1.98.</p> <p>12. <input type="checkbox"/> An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included.</p> <p>13. <input type="checkbox"/> A FIRST preliminary amendment.</p> <p style="margin-left: 20px;"><input type="checkbox"/> A SECOND or SUBSEQUENT preliminary amendment.</p> <p>14. <input type="checkbox"/> A substitute specification.</p> <p>15. <input checked="" type="checkbox"/> A change of power of attorney and/or address letter.</p> <p>16. <input checked="" type="checkbox"/> Other items or information:</p>			
<p>International Publication No. WO00/51005</p> <p>International Search Report w/refs.</p> <p>International Preliminary Examination Report w/amended sheets</p> <p>Figs. 1-14</p> <p>Credit Card Payment Form</p>			



U.S. APPLICATION NO. (Unknown, see 37 CFR 1.59)

09/763438

INTERNATIONAL APPLICATION NO
PCT/JP00/00793ATTORNEY'S DOCKET NUMBER
500.39680X0017. ☒ The following fees are submitted:**BASIC NATIONAL FEE (37 CFR 1.492 (a) (1) - (5)) :**

Neither international preliminary examination fee (37 CFR 1.482)
nor international search fee (37 CFR 1.445(a)(2)) paid to USPTO
and International Search Report not prepared by the EPO or JPO \$970.00

International preliminary examination fee (37 CFR 1.482) not paid to
USPTO but International Search Report prepared by the EPO or JPO \$840.00

International preliminary examination fee (37 CFR 1.482) not paid to USPTO but
international search fee (37 CFR 1.445(a)(2)) paid to USPTO \$690.00

International preliminary examination fee paid to USPTO (37 CFR 1.482)
but all claims did not satisfy provisions of PCT Article 33(1)-(4) \$670.00

International preliminary examination fee paid to USPTO (37 CFR 1.482)
and all claims satisfied provisions of PCT Article 33(1)-(4) \$96.00

ENTER APPROPRIATE BASIC FEE AMOUNT =**CALCULATIONS** PTO USE ONLY

\$ 860.00

Surcharge of \$130.00 for furnishing the oath or declaration later than ☐ 20 ☐ 30
months from the earliest claimed priority date (37 CFR 1.492(e)).

\$ 0.00

CLAIMS	NUMBER FILED	NUMBER EXTRA	RATE
Total claims	11 - 20 =	0	X \$18.00
Independent claims	4 - 3 =	1	X \$78.00

\$ 0.00

\$ 80.00

MULTIPLE DEPENDENT CLAIM(S) (if applicable) + \$260.00

\$ 0.00

TOTAL OF ABOVE CALCULATIONS =

\$ 940.00

Reduction of 1/2 for filing by small entity, if applicable. A Small Entity Statement
must also be filed (Note 37 CFR 1.9, 1.27, 1.28).

\$ 0.00

SUBTOTAL =

\$ 940.00

Processing fee of \$130.00 for furnishing the English translation later than ☐ 20 ☐ 30
months from the earliest claimed priority date (37 CFR 1.492(f)).

\$ 0.00

TOTAL NATIONAL FEE =

\$ 940.00

Fee for recording the enclosed assignment (37 CFR 1.21(h)). The assignment must be
accompanied by an appropriate cover sheet (37 CFR 3.28, 3.31). \$40.00 per property +

\$ 0.00

TOTAL FEES ENCLOSED =

\$ 940.00

Amount to be
refunded: \$
charged: \$

a. ☒ A ~~check~~ payment in the amount of \$ 940.00 to cover the above fees is enclosed.

b. ☐ Please charge my Deposit Account No. _____ in the amount of \$ _____ to cover the above fees.
A duplicate copy of this sheet is enclosed.

c. ☒ The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any
overpayment to Deposit Account No. 01-2135. A duplicate copy of this sheet is enclosed.

NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137(a) or (b)) must be filed and granted to restore the application to pending status.

SEND ALL CORRESPONDENCE TO:

Gregory E. Montone
Antonelli, Terry, Stout & Kraus, LLP
1300 North Seventeenth Street
Suite 1800
Arlington, VA 22209

SIGNATURE:

Gregory E. Montone

NAME

28,141

REGISTRATION NUMBER

14/PRTS

09/763438
JC02 Rec'd PCT/PTO 23 FEB 2001
F5025
31/11

1

DESCRIPTION

INTEGRATED CIRCUIT AND INFORMATION

PROCESSING DEVICE

TECHNICAL FIELD

The present invention relates to the LSI technologies employed for components of an information processing apparatus the typical example of which is a personal computer or a workstation. In particular, it relates to the configuration of an internal bus of a LSI and a method of controlling the bus. Here, the LSI is a kind of LSI that is configured by integrating, on a single chip, a plurality of functions such as a processor, a memory and various types of peripheral function modules.

BACKGROUND ART

As the conventional technology concerning a bus and its controlling method used in the information processing apparatus the representative example of which is the personal computer or the workstation, there has been known a technology disclosed in literatures such as JP-A-5-324544. The conventional method of controlling the bus will be explained below, using FIG. 8. At present, on account of the ease with which the interface circuit can be designed, a synchronous-type bus has become the mainstream of the

use. With respect to the synchronous-type bus, a plurality of modules connected to the synchronous-type bus execute transmitting/receiving control of data in synchronization with a system clock, i.e., a clock that
 5 is common to the respective modules.

Taking as an example a burst write with a 4-data cycle and explaining the transferring system of the conventional synchronous-type bus, the explanation turns out to be given as illustrated in FIG. 8. FIG. 8
 10 is a burst write timing chart of the conventional bus (the transfer destination module-side buffer: empty state). In FIG. 8, the reference numerals denote the following signals, respectively: 801 a system clock signal with which a transfer should be performed in
 15 synchronization, 802 an address/data (A/D) signal for transmitting address/data from a transfer source module (bus master) to the transfer destination module (slave) through a bus module, 803 an address-valid (ADV-N) signal for indicating a valid time-period of an
 20 address/command, 804 a data-valid (DTV-N) signal for indicating a valid time-period of the data, 805 a command (CMD) signal for specifying information such as the type of the transfer, 806 an acknowledge (ACK-N) signal with which the bus module acknowledges the
 25 transfer source module (bus master) that the bus module has accepted the transfer, 807 a retry requesting (RTY-N) signal with which the transfer destination module (slave) requests the transfer source module (bus

master) to execute the transfer once again later since a buffer within the transfer destination module has been fully occupied and is now in a state of being unable to accept the transfer.

5 The bus master, i.e., the transfer source, sends out the transfer address and the transfer command onto the bus in synchronism with the system clock 801. At this time, by asserting the address-valid signal 803, the bus master specifies that the transfer is an
10 address/command cycle. Next, through the acknowledge signal clock 806, the slave module, i.e., the transfer destination, informs the bus master of a report that the slave module has surely received the address/command cycle. Having received the report, the
15 bus master sends out data onto the bus, over continuous 4-data cycles in synchronism with the system 801, thereby terminating the data transfer. At this time, by using the data-valid signal 804, the bus master specifies that the transfer is a data cycle.

20 Meanwhile, in recent years, the integration scale of the LSI has been increased even further. As a result, it is now becoming possible to integrate, all together on a single chip, a plurality of functions constituting the system, such as a processor, a memory
25 and the various types of peripheral function modules. In this case, it can be considered that the above-described bus should be installed inside the LSI as an on-chip bus. As advantages of providing the bus inside

5 other LSIs, and so on.

as a on-chip bus.

10 described above is used, the full occupation of the
buffer within the transfer destination module causes a
waiting state on the bus. This results in a problem
that the system performance will be deteriorated.

15 data cycles as an example, the explanation turns out to
be given as illustrated in FIG. 9.

numerals denote the following signals, respectively:

901 a system clock signal with which a transfer should be performed in synchronization, 902 an address/data (A/D) signal for transmitting address/data from a transfer source module (bus master) to the transfer destination module (slave) through a bus module, 903 an address-valid (ADV-N) signal for indicating a valid time-period of an address/command, 904 a data-valid (DTV-N) signal for indicating a valid time-period of

the data, 905 a command (CMD) signal for specifying information such as the type of the transfer, 906 an acknowledge (ACK-N) signal with which the bus module acknowledges the transfer source module (bus master) 5 that the bus module has accepted the transfer, 907 a retry requesting (RTY-N) signal with which the transfer destination module (slave) requests the transfer source module (bus master) to execute the transfer once again later since a buffer within the transfer destination 10 module has been fully occupied and is now in a state of being unable to accept the transfer. The bus master, i.e., the transfer source, sends out a transfer address and a transfer command onto the bus in synchronism with the system clock 901. At this time, by asserting the 15 address-valid signal 903, the bus master specifies that the transfer is an address/command cycle.

Here, when the buffer within the slave module, the transfer destination, has been fully occupied and is in the state of being unable to receive 20 any more, transfer the slave module, using the retry requesting (RTY-N) signal 907, requests the bus master to execute the transfer once again later. After the lapse of a fixed time interval, the bus master starts the transfer on the bus again. At this time, if the 25 buffer within the slave module, the transfer destination, has not been fully occupied, after receiving a report of the transfer acknowledge informed from the slave module (no retry request), the bus

master executes a transfer of a burst write over 4 data cycles, thereby terminating the data transfer. In this case, the bus is equipped with a retry protocol and accordingly the bus master is not kept waiting while
5 occupying the bus, thus causing no disturbance to the other transfers. During at least the above-described fixed time interval, however, the transfer destination module never accepts the data transfer from the transfer source module that has already received the
10 retry request. Consequently, there still remains the problem that the transfer source module is incapable of proceeding to the subsequent process.

In the LSI system where the on-chip bus is employed, depending on the buffer state in the transfer
15 destination module, the bus transfer is kept waiting. This results in a situation that it becomes impossible for the transfer source module to proceed to the process next to the bus transfer. An object of the present invention is to prevent this situation.

20 DISCLOSURE OF THE INVENTION

According to the present invention, on a transfer path of a on-chip bus on an LSI, there are provided a transferring buffer and its controlling unit that, during a data transfer, can be in common use
25 among respective modules connected to the on-chip bus.

Even if the buffer in the slave module, the transfer destination, has been fully occupied and is in

the state of being unable to receive any more, transfer the above-described bus master can temporarily transfer the data to the transferring buffer. Here, the transferring buffer can be in common use among the
5 respective modules located on the on-chip bus on the LSI. Consequently, the bus master becomes capable of proceeding to the next process. On account of this, there disappears the possibility that, depending on the state of the buffer on the slave module (transfer
10 destination) side, the bus master is kept waiting to execute the data transfer. This condition enhances the total processing performance of the system.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram of an information
15 processing apparatus in which a system LSI is used that employs an on-chip bus according to the present invention;

FIG. 2 is a block diagram of the system LSI
employing the on-chip bus according to the present
20 invention;

FIG. 3 is a block diagram for illustrating an internal configuration of the system LSI employing the on-chip bus according to the present invention;

FIG. 4 is a block diagram for illustrating an
25 internal configuration of a system LSI in which a bus configuration that uses off-chip a crossbar switch is implemented on-chip;

FIG. 5 is an address space map for indicating address allocation of the on-chip bus according to the present invention;

FIG. 6 is a burst write timing chart of the
5 on-chip bus according to the present invention (the
receiving side buffer: empty state);

FIG. 7 is a timing chart for a burst write on the on-chip bus according to the present invention (the receiving side buffer: full state);

10 FIG. 8 is a timing chart for a burst write on
the on-chip bus according to the conventional example
(the receiving side buffer: empty state);

FIG. 9 is a timing chart for a burst write on the on-chip bus according to the conventional example (the receiving side buffer: full state);

FIG. 10 is a connection diagram for illustrating line connection relationship of chip bus according to the present invention;

FIG. 11 is a flow chart for indicating a
20 transfer procedure on the on-chip bus according to the
present invention;

FIG. 12 is a flow chart for indicating a transfer procedure on the conventional on-chip bus;

FIG. 13 is a block diagram for illustrating a
25 hierarchical structure of an internal bus according to
an embodiment of the present invention; and

FIG. 14 is a block diagram for illustrating an internal structure of a bus repeater according to

the present invention.

BEST MODE FOR CARRYING OUT THE INVENTION

Referring to FIGS. 1 to 12, the explanation will be given below concerning embodiments of the present invention. FIG. 1 is a block diagram of an information processing apparatus in which a system LSI is used that employs an on-chip bus according to the present invention. FIG. 2 is a block diagram of the system LSI employing the on-chip bus according to the present invention. FIG. 3 is a block diagram for illustrating an internal configuration of the system LSI employing the on-chip bus according to the present invention. FIG. 4 is a block diagram for illustrating an internal configuration of a system LSI in which a bus configuration that uses off-chip a crossbar switch is implemented on-chip. FIG. 5 is an address space map for indicating address allocation of the on-chip bus according to the present invention. FIG. 6 is a burst write timing chart of the on-chip bus according to the present invention (the receiving side buffer: empty state). FIG. 7 is a burst write timing chart of the on-chip bus according to the present invention (the receiving side buffer: full state). FIG. 10 is a connection diagram for illustrating line connection relationship of the on-chip bus according to the present invention. FIG. 11 is a flow chart for indicating a transfer procedure on the on-chip bus

according to the present invention. FIG. 12 is a flow chart for indicating a transfer procedure on the conventional on-chip bus.

In FIG. 1, the reference numerals denote the following components, respectively: 101 a system LSI employing an on-chip bus according to the present invention, 102 a main memory device, 103 a ROM, 104 a bus adapter for executing a protocol conversion between a system bus 109 and an I/O bus 110, 105 a communications module, 106, 107 input/output devices, 108 the on-chip bus, 109 the system bus, 110 the I/O bus, 111 a CPU module including a memory management unit (MMU) and a cache memory, 112 an on-chip DRAM module, 113 a graphics module, 114 a MPEG (Moving Picture Experts Group) decoder module, 115 an external bus (the system bus) interface module, 116 a DSP (Digital Signal Processor) module. Also, units 117 to 122 are common interface units to which the on-chip bus 108 is common.

In FIG. 2, the reference numerals denote the following components, respectively: 201 a module A, 202 a module B, 203 a module C, 204 a module D, 205 a module E, 206 a module F, 207 a module G, 208 a module H (These modules are modules located inside the system LSI.), 209 a crossbar switch unit of the on-chip bus, 210 a crossbar switch controlling unit, 211 a buffer unit provided inside the crossbar switch. Also, units 212 to 219 are on-chip bus interface units of the

modules A to H, respectively. Moreover, units 220 to 227 are module interface units of the on-chip bus.

In FIG. 3, the reference numerals denote the following components: 301, 302 transferring buffers provided on transfer paths within a bus module 108, 303, 305, 307, 309 data output buffers of the modules A, B, C, D, respectively, 304, 306, 308, 310 data input buffers of the modules A, B, C, D, respectively, 311, 313, 315, 317 data outputting lines from the modules A, B, C, D, respectively, 312, 314, 316, 318 data inputting lines into the modules A, B, C, D, respectively, 319 a bypass line for bypassing the buffer 301, 320 a bypass line for bypassing the buffer 302, 321 to 328 selectors constituting the crossbar switch, 329 to 336 control lines from the crossbar switch controlling unit 210 for determining a path of data. As illustrated in FIG. 3, with the provision of the plurality of transferring buffers that are shared among the modules, input/output operations associated with the transferring buffers can be performed in parallel.

In FIG. 4, the reference numerals denote the following components: 401, 402, 403, 404 input data buffers of the modules A, B, C, D, respectively, 405 to 412 selectors constituting the crossbar switch, 413 to 420 control lines from the crossbar switch controlling unit 210 for determining a path of data.

In FIG. 5, the reference numerals denote the

following address spaces, respectively: 501 an address space of the module A, 502 an address space of the module B, 503 an address space of the module C, 504 an address space of the module D.

5 In FIG. 6, the reference numerals denote the following signals, respectively: 601 a system clock signal with which a transfer should be performed in synchronization, 602 an address/data (A/D-1) signal for transmitting address/data from the transfer source
10 module (bus master) to the bus module 108, 603 an address-valid (ADV-N) signal for indicating a valid time-period of an address/command, 604 a data-valid (DTV-N) signal for indicating a valid time-period of the data, 605 a command (CMD) signal for specifying
15 information such as the type of the transfer, 606 an acknowledge (ACK-N) signal with which the bus module 108 acknowledges the transfer source module (bus master) that the bus module 108 has accepted the transfer, 607 a buffer-full (BFL-N) signal with which
20 the transfer destination module (slave) informs the bus module 108 that a buffer within the transfer destination module has been fully occupied and is now in a state of being unable to accept the transfer, 608 an address/data (A/D-2) signal for transmitting
25 address/data from the bus module 108 to the transfer destination module (slave).

In FIG. 7, the reference numerals denote the following signals, respectively: 701 a system clock

signal with which a transfer should be performed in
synchronization, 702 an address/data (A/D-1) signal for
transmitting address/data from the transfer source
module (bus master) to the bus module 108, 703 an
5 address-valid (ADV-N) signal for indicating a valid
time-period of an address/command, 704 a data-valid
(DTV-N) signal for indicating a valid time-period of
the data, 705 a command (CMD) signal for specifying
information such as the type of the transfer, 706 an
10 acknowledge (ACK-N) signal with which the bus module
108 acknowledges the transfer source module (bus
master) that the bus module 108 has accepted the
transfer, 707 a buffer-full (BFL-N) signal with which
the transfer destination module (slave) informs the bus
15 module 108 that a buffer within the transfer
destination module has been fully occupied and is now
in a state of being unable to accept the transfer, 708
an address/data (A/D-2) signal for transmitting
address/data from the bus module 108 to the transfer
20 destination module (slave).

In FIG. 10, the reference numerals denote the
following signals, respectively: 1001 the command
signal between the module A and the bus module 108,
1002 the buffer-full signal between the module A and
25 the bus module 108, 1003 the acknowledge signal between
the module A and the bus module 108, 1004 the data-
valid signal between the module A and the bus module
108, 1005 the address-valid signal between the module A

and the bus module 108, 1006 the address/data signal
from the module A to the bus module 108, 1007 the
address/data signal from the bus module 108 to the
module A, 1008 the command signal between the module B
5 and the bus module 108, 1009 the buffer-full signal
between the module B and the bus module 108, 1010 the
acknowledge signal between the module B and the bus
module 108, 1011 the data-valid signal between the
module B and the bus module 108, 1012 the address-valid
10 signal between the module B and the bus module 108,
1013 the address/data signal from the module B to the
bus module 108, 1014 the address/data signal from the
bus module 108 to the module B.

First, the explanation will be given below
15 concerning the system configuration. FIG. 1 is the
block diagram of the information processing apparatus
in which the system LSI is used that employs the on-
chip bus according to the present invention. Onto the
system bus 109, there are connected the system LSI
20 (i.e., a processor on which the peripheral function
modules are built-in) that employs the on-chip bus
according to the present invention, the main memory
device 102, the ROM 103 and the communications module
105. Moreover, the plurality of input/output devices
25 106, 107 are connected onto the I/O bus 110 that is
connected to the system bus 109 through the bus adapter
104. The respective modules located inside the system
LSI, such as the CPU module, the DRAM module and the

graphics module, have the common interface units (117 to 122 and so on) and are all connected to the on-chip bus 108. The block diagram illustrating the internal configuration of the system LSI 101 is FIG. 2.

5 The on-chip bus inside the system LSI in the present embodiment is of the crossbar switch configuration including the plurality of selectors. In addition, inside the crossbar switch configuration, there are provided the transferring buffers that the
10 respective modules connected to the on-chip bus can use in common during a transfer of the data and so on. Here, these (including the crossbar switch controlling unit 210) are collectively referred to as the bus module 108. Moreover, here, the crossbar switch has a
15 function of selecting one output toward one or more of inputs. The bus module includes the crossbar switch controlling unit 210 for controlling transfer paths of the crossbar switch and a transfer timing thereof. The block diagram illustrating the flow of the data inside
20 the bus module 108 is FIG. 3.

Also, since the on-chip bus in the present invention is of the crossbar switch configuration, the address spaces are allocated to the respective modules in advance as illustrated in FIG. 5. Here, let's
25 consider the case where, in FIG. 3, the module A (201) executes a transfer of a burst write (over 4 data cycles) toward the module C (203). As indicated in the timing chart in FIG. 6, the module A outputs, onto the

bus, an address allocated to the module C and a command for specifying a burst write transfer (A/D-1 corresponds to the data outputting line 311 in FIG. 3, and the timing is presented by 602 in FIG. 6) (1102).

- 5 Here, by using the address-valid (ADV-N) signal 603, it is specified that the transfer is an address/command cycle. The module C receives the burst write access request through the bus signal lines (1008, 1011, 1012 and 1013 in FIG. 10) by way of the bus module 108.
- 10 Then, the module C sends the acknowledge (ACK-N) signal 606, i.e., a report of the reception of the access request, to the module A by way of the bus module 108 (1103).

- At the same time, using a buffer-full (BFL-N)
- 15 signal 607, the module C informs the module A of an empty state of a transfer accepting buffer within the module C (1104). FIG. 6 illustrates a timing chart associated with a burst write, where the buffer within the module C has a free or available space and
 - 20 therefore can accept a data transfer for the burst write. In this case, the crossbar switch controlling unit 210 in FIG. 3 controls the selectors 324, 322, 327 to transfer data through the data outputting line 311; the bypass line 320 which circumvents the transferring
 - 25 buffer 302 disposed in the transfer path within the bus module; and the data inputting line 316 (1105).

On the other hand, FIG. 7 illustrates a timing chart associated with a burst write, where the

module C does not have any free space within its internal buffer and therefore cannot accept any data transfer for the burst write. Upon receipt of a burst write request through associated bus signal lines (1008, 1011, 1012, 1013 in FIG. 10), the module C transmits an acknowledge (ACK-N) 706, indicating that it has received the burst write access request, to the module A through the bus module 108, and simultaneously notifies the module A, using a buffer full (BFL-N) signal 707, that the transfer accepting buffer within the module C cannot accept any transfer (1106).

Then, in this event, the crossbar switch controlling unit 210 in FIG. 3 controls the selectors 324, 322, 327 to transfer data through the data outputting line 311; the transferring buffer 302 disposed in the transfer path within the bus module; and the data inputting line 316. Here, the data is written into the transferring buffer 302 at the timing of an address/data signal (A/D-1) 702. Then, after the buffer full (BFL-N) signal 707 is negated (1107), the data is written into the module C by the bus module 108 at the timing of an address/data signal (A/D-2) 708 (1108). FIG. 11 illustrates a sequence of the operations described above in flow chart form.

Now, a comparison will be made between a bus configuration having a commonly available transferring buffer as described above and a bus configuration without such a transferring buffer. FIG. 4 illustrates

a bus configuration without a transferring buffer. Specifically, FIG. 4 illustrates a bus configuration using a crossbar switch, and flows of data within the bus module 108 in an on-chip based system LSI.

5 In FIG. 4, consider that a module A performs a burst write (over four data cycles) into a module C. As illustrated in the timing chart of FIG. 8, the module A outputs a command for specifying an address in the module C, and a burst write. Here, the module A
10 specifies an address/command cycle with an address valid (ADV-N) signal 803. Upon receipt of a burst write access request from the bus module 108 through a bus control signal, the module C transmits an acknowledge (ACK-N) 806, indicating that it has
15 received the burst write access request, to the module A through the bus module 108.

FIG. 8 illustrates a timing chart associated with a burst write, where the module C has a free space in its internal buffer and therefore can accept an
20 access request for the burst write. In this event, the crossbar switch controlling unit 210 in FIG. 4 controls selectors (for example, 405, 411) to establish a path for enabling a data transfer through the data outputting line 311 and the data inputting line 316.
25 On the other hand, FIG. 9 illustrates a timing chart associated with a burst write, where the module C does not have any free space in its internal buffer and therefore cannot accept an access request for the burst

write.

As illustrated in the timing chart of FIG. 9, the module A outputs a command for specifying an address in the module C, and a burst write (1202, 1203). Here, the module A specifies an address/command cycle with an address valid (ADV-N) signal 903. Upon receipt of a burst write access request from the bus module 108 through a bus control signal, the module C notifies the module A, using a retry request signal (RTY-N) 907, that the module C does not have any free space in its internal buffer so that it cannot accept the burst write access request (1204). The module A, which has been rejected a transfer by the retry request, again attempts to request a transfer after a certain period of time (1206).

At the time the module C eventually has a free space in its internal buffer and responds to the module A with an acknowledge (ACK-N) 906, indicating that it has received the burst write access request, the crossbar switch controlling unit 210 in FIG. 4 controls the bus by controlling the selectors 405, 411 to establish a data path for transferring data through the data outputting line 311 and the data inputting line 316, before executing a data transfer to the module C (1205). FIG. 12 illustrates a sequence of the operations described above in flow chart form.

With a conventional bus installed on a printed circuit board, bus lines per se are mere wires

on the board. Therefore, the provision of buffers, just as those of the present invention, in the bus means addition of extra LSI parts to the bus.

Generally, for providing such buffers as those of the present invention, the buffers are contained in bus interface units (on reception side) of all modules connected to the bus. As a result, the conventional bus on the board suffers from an increase in the number of gates in the modules.

In contrast, when bus lines are configured into a bus module such as 108 in the present invention and a commonly available buffer is provided in the bus module, addition of unnecessary buffers can be avoided. This is because all modules rarely transfer data simultaneously, so that only an amount of buffers appropriate to a bus use rate may be provided in the bus module 108 (for example, when the use rate is 50%, a required capacity of buffers is only one-half of the capacity which would be needed when buffers are provided in all modules).

While this embodiment has shown the bus configuration in the form of crossbar switch, the bus configuration may of course be implemented as a normal bus form in which common bus lines are used in a time division manner.

According to the present invention, even if a buffer in a slave module, which is the destination, is full and hence cannot receive any more data transferred

thereto, a bus master can transfer data to the transferring buffer provided on the on-chip bus on the LSI. Thus, the bus master or the source need not delay a transfer, irrespective of whether or not the internal
5 buffer in the slave has a free space, thereby improving the processing performance of the overall system.

It should be noted that the present invention is also effective in improving the LSI frequency. Specifically, due to an increase in wire capacity in
10 LSIs resulting from miniaturization of LSI processes more and more advancing in recent years, delays caused by wires becomes more problematic than delays caused by gates. In particular, a transfer between modules positioned at diagonally opposing corners of a chip is
15 highly likely to form a critical path of the entire chip (in this case, because the length of wire is approximately twice the length of one side of the chip).

To solve this problem, the bus module 108 may
20 be installed in a central portion of a chip such that data is once relayed by a buffer contained in the bus module 108, whereby the length of wire between diagonally opposing modules can be reduced to approximately one half. In this way, the present
25 invention can be utilized as countermeasures to the critical path. Stated another way, the present invention is effective also in view of the improvement in frequency.

In addition, as compared with a conventional bus installed on a printed circuit board, a buffer provided on an on-chip bus as the present invention results in a shorter length of wires, so that delays
5 caused by wires can be reduced.

It will be understood that different components may be used within the information processing apparatus of FIG. 1 depending on particular products to which it is applied. Typical examples of
10 applications include a set top box (STB) for cable TV and satellite broadcasting, a compact mobile terminal, a terminal dedicated to the Internet, and so on. The STB would require an MPEG decoder, a TV output mechanism and so on, as possible modules contained in
15 the system LSI 101, in addition to DRAM, DMA (direct memory access) controller and basic I/O. On the system bus 109, a cable modem or a satellite tuner may be required as a communications module in addition to the ROM and main storage device.

Furthermore, it is contemplated that a
20 printer interface, a hard disk drive and so on are optionally provided on the I/O bus 110. A compact mobile terminal, on the other hand, would require an LCD (liquid crystal display) controller with an
25 accelerator, as a possible module contained in the system LSI 101, in addition to DRAM, DAM (direct memory access) controller and basic I/O. On the system bus 109, a modem, a PC card interface, an FD (flexible

disk) interface, and so on may be required in addition to the ROM and main storage device. In some cases, the I/O bus 110 may be eliminated for reducing the size.

A dedicated Internet terminal may require a graphics controller with an accelerator, as a possible module contained in the system LSI 101, in addition to the DRAM, DMA (direct memory access) controller and basic I/O. On the system bus 109, an Ethernet (for business use) or modem (for family use) interface will be required as a communications module, in addition to the ROM and main storage device. Moreover, a printer interface, a hard disk drive and so on may be provided on the I/O bus 110.

It is also contemplated that a common buffer is provided on a printed circuit board within the scope of the present invention.

FIG. 13 is a block diagram illustrating the hierarchical structure of an internal bus in an embodiment of the present invention. FIG. 14 is a block diagram illustrating the internal configuration of a bus repeater in FIG. 13. The internal bus illustrated in FIG. 13 comprises a bus repeater 1301 for separating an on-chip bus 108, as illustrated in FIG. 1, into two: an on-chip bus 1302 which is one of the two on-chip buses separated by the bus repeater 1301, including a CPU module 111 and an external bus interface 115; an on-chip bus 1303 which is the other one of the two on-chip bus, separated by the bus

repeater 1301, that does not include the CPU module 111 and the external bus interface 115; a bus adaptor 1304 for interconnecting the on-chip bus 1303 and an on-chip low speed I/O bus 1305; the on-chip low speed I/O bus 1305; and low speed I/O interfaces 1306, 1037. Turning next to FIG. 14, the bus repeater 1301 comprises an interface 1401 to the on-chip bus 1302; an interface 1402 to the on-chip bus 1303; a transferring buffer unit 1403; a transfer reception controlling unit 1404 for receiving a transfer from the on-chip bus 1302; a transfer transmission controlling unit 1405 for transmitting a transfer to the on-chip bus 1302; a transfer transmission controlling unit 1406 for transmitting a transfer to the on-chip bus 1303; a transfer reception controlling unit 1407 for receiving a transfer from the on-chip bus 1303; a transferring buffer 1408 for use in a transfer from the on-chip bus 1302 to the on-chip bus 1303 (including address, data and transfer control information); a transferring buffer 1409 for use in a transfer from the on-chip bus 1303 to the on-chip bus 1302 (including address, data and transfer control information); an inputting line 1410 from the on-chip bus 1302 to the bus repeater 1301; an outputting line 1411 from the bus repeater 1301 to the on-chip bus 1302; an inputting line 1412 from the on-chip bus 1303 to the bus repeater 1301; and an outputting line 1413 from the bus repeater 1301 to the on-chip bus 1303.

Consider now a method of further improving the operating frequency of the system LSI according to the present invention. A critical factor which impedes an improved operating frequency of LSI is the number of modules connected on a bus. A smaller number of modules connected on a bus provides for a reduced delay due to wiring, and a smaller scale of crossbar switch logic, and consequently the operating frequency can be improved. Thus, it is contemplated that an on-chip bus is separated into two or more using a bus repeater(s) to locally improve the frequency. For example, an on-chip bus having eight modules connected thereto and operating at 100 MHz is separated into two bus fractions which have two modules and six modules, respectively, using a bus repeater. In this way, the on-chip bus having two modules is actually loaded with three modules including the bus repeater, while the on-chip bus having six modules is loaded with seven modules. The on-chip bus loaded with six modules does not benefit much from the separation because its operating condition does not improve significantly, whereas the on-chip bus loaded with two modules can improve the frequency corresponding to a reduction in the number of modules connected thereto. However, as a matter of course, when data is transferred from the on-chip bus having two modules to the on-chip bus having six modules, an overhead per transfer is increased, and a larger latency occurs. It is therefore necessary to

allocate modules to the respective separated on-chip buses with deep attention. In FIG. 13, a bus repeater is employed to separate the main on-chip bus into two (on-chip buses 1302, 1303). In addition, the on-chip bus 1302 is allocated only the CPU module 111 and the external bus interface 115, while the remaining functional modules are all connected to the on-chip bus 1303. In this configuration, since the on-chip bus 1302 is charged only with three modules including the bus repeater, the frequency can be locally improved on the on-chip bus 1302, as compared with the single on-chip bus which is not separated into two. Specifically, a transfer between the CPU and an external memory can be faster, with a resulting improvement in the processing performance of the entire system. On the other hand, this configuration implies a problem that a transfer between the CPU or an external memory and a module on the on-chip bus 1303 will experience a larger transfer latency. However, the performance required for a transfer to a peripheral functional module is often lower than that for a transfer between the CPU and the main memory. In addition, many systems have a larger proportion of transfers between the CPU and the main memory. Taking into account these facts, the separation of the on-chip bus into an appropriate fractions as described above can improve the performance of the entire system in many cases. Generally, the ratio of the frequency

selected for the on-chip bus 1302 to the frequency selected for the on-chip bus 1303 may be an integer ratio such as 1:1, 2:1, 4:1, or the like in order to reduce a loss associated with the synchronization in the bus repeater. Furthermore, for a low performance I/O device, a slow I/O bus 1305 or the like may be provided such that the low performance I/O device may be connected to the on-chip bus 1302 through the slow I/O bus 1305 and a bus adapter. The internal configuration of the bus repeater is illustrated in FIG. 14.

According to the present invention, even if a buffer within a slave module, specified as the destination, is fully loaded and cannot accept any more transfer, a bus master can transfer data to the transferring buffer provided on the on-chip bus of the LSI. This can result in a reduction in time for which the bus master occupies the bus in one information transfer, and an efficient use of the bus. Also, the bus master or the source need not delay a transfer due to a busy bus, even though the buffer within the slave has a free space, thereby improving the processing performance of the entire system. As a further advantage of the present invention, the performance of the entire system can be further improved by separating the on-chip bus into two or more using a bus repeater(s) to locally improve the frequency.

CLAIMS

1. An integrated circuit comprising:
a plurality of functional modules;
a bus for interconnecting said plurality of functional modules; and
a common buffer disposed on said bus for storing transfer information transferred between any functional modules within said plurality of functional modules.
2. An integrated circuit according to claim 1, wherein said common buffer is set in a buffering enabled state or a buffering disabled state depending on whether or not a buffer in a destination module can accept said transfer information.
3. An integrated circuit according to claim 2, further comprising means for selecting a path for transferring information to said destination module when a signal from said destination module indicates that the buffer within said destination module can accept information, and selecting a transfer path for storing said transfer information in said common buffer when the signal indicates that the buffer within said destination module cannot accept information.
4. An integrated circuit according to claim 1, further comprising a signal line for transferring said transfer information when a buffer within a destination module of said transfer information can accept a transfer, said signal line circumventing said common

buffer.

5. An integrated circuit according to claim 1, wherein said bus is arranged such that said common buffer within said bus is located adjacent to each of said plurality of functional modules within said integrated circuit.

6. An integrated circuit according to claim 1, further comprising means, operative when an information receiving buffer in a destination module cannot accept a transfer, for communicating information from said destination module to a source module, said information indicating that no transfer can be permitted.

7. An integrated circuit comprising, on a bus for transmitting transfer information between a plurality of functional modules:

a controlling unit for selecting a transfer path depending on whether or not a buffer in a destination module of said transfer data can accept said transfer information;

a common buffer for storing said transfer information transferred between said plurality of functional modules in accordance with the result of a selection made by said controlling unit; and

transfer path controlling means including a plurality of common bus interfaces for controlling input/output between said plurality of functional modules and said common buffer.

8. An information processing apparatus

comprising:

a plurality of functional modules;

a bus for interconnecting said plurality of functional modules; and

a common buffer for temporarily storing information transferred between any functional modules within said plurality of functional modules.

9. An integrated circuit comprising:

a plurality of functional modules; and

at least two on-chip buses for interconnecting said plurality of functional modules,

wherein a first bus and a second bus are interconnected through a bus adapter; and

functional modules connected to said first bus includes a CPU module, an external memory interface module, and said bus adapter.

10. An integrated circuit according to claim 9, wherein:

said first bus employs a protocol identical to a protocol employed by said second bus.

11. An integrated circuit according to claim 10, wherein:

an operating frequency of said first bus is an integer multiple of an operating frequency of said second bus.

FIG. 1





FIG. 2






FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10





FIG. 11



12/14

FIG. 12






FIG. 13





Declaration and Power of Attorney For Patent Application

特許出願宣言書及び委任状

Japanese Language Declaration

日本語宣言書

下記の氏名の発明者として、私は以下の通り宣言します。

As a below named inventor, I hereby declare that:

私の住所、私書箱、国籍は下記の私の氏名の後に記載された通りです。

My residence, post office address and citizenship are as stated next to my name.

下記の名称の発明に関して請求範囲に記載され、特許出願している発明内容について、私が最初かつ唯一の発明者（下記の氏名が一つの場合）もしくは最初かつ共同発明者であると（下記の名称が複数の場合）信じています。

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

INTEGRATED CIRCUIT AND INFORMATION PROCESSING

DEVICE

上記発明の明細書（下記の欄で×印がついていない場合は、本書に添付）は、

The specification of which is attached hereto unless the following Box is checked:

☐ 月 日に提出され、米国出願番号または特許協定条約国際出願番号を _____ とし、
(該当する場合) _____ に訂正されました。

☒ was filed on February 14, 2000
as United States Application Number or
PCT International Application Number
PCT/JP00/00793 and was amended on
_____ (if applicable).

☒ was filed on February 23, 2001
as United States Application Number or
PCT International Application Number
09/763438 and was amended on
_____ (if applicable).

私は、特許請求範囲を含む上記訂正後の明細書を検討し、内容を理解していることをここに表明します。

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

私は、連邦規則法典第37編第1条56項に定義されるとおり、特許資格の有無について重要な情報を開示する義務があることを認めます。

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

Japanese Language Declaration (日本語宣言書)

私は、米国法典第35編119条 (a) - (d) 項又は365条 (b) 項に基き下記の、米国以外の国の少なくとも一カ国を指定している特許協力条約365 (a) 項に基き国際出願、又は外国での特許出願もしくは発明者証の出願についての外国優先権をここに主張するとともに、優先権を主張している、本出願の前に出願された特許または発明者証の外国出願を以下に、枠内をマークすることで、示している。

Prior Foreign Application(s)

外国での先行出願

11-044133	Japan
(Number)	(Country)
(番号)	(国名)
(Number)	(Country)
(番号)	(国名)

私は、第35編米国法典119条 (e) 項に基いて下記の米国特許出願規定に記載された権利をここに主張いたします。

(Application No.)	(Filing Date)
(出願番号)	(出願日)

私は、下記の米国法典第35編120条に基いて下記の米国特許出願に記載された権利、又は米国を指定している特許協力条約365条 (c) に基き権利をここに主張します。また、本出願の各請求範囲の内容が米国法典第35編112条第1項又は特許協力条約で規定された方法で先行する米国特許出願に開示されていない限り、その先行米国出願書提出日以降で本出願書の日本国内または特許協力条約国際提出日までの期間中に入手された、連邦規則法典第37編1条56項で定義された特許資格の有無に関する重要な情報について開示義務があることを認識しています。

(Application No.)	(Filing Date)
(出願番号)	(出願日)
(Application No.)	(Filing Date)
(出願番号)	(出願日)

私は、私自身の知識に基づいて本宣言書中で私が行なう表明が真実であり、かつ私の入手した情報と私の信じているところに基づき表明が全て真実であると信じていること、さらに故意になされた虚偽の表明及びそれと同等の行為は米国法典第18編第1001条に基づき、罰金または拘禁、もしくはその両方により処罰されること、そしてそのような故意による虚偽の声明を行えば、出願した、又は既に許可された特許の有効性が失われることを認識し、よってここに上記のごとく宣誓を致します。

I hereby claim foreign priority under Title 35, United States Code, Section 119 (a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT international application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

Priority Not Claimed

優先権主張なし

23/February/1999	
(Day/Month/Year Filed)	<input type="checkbox"/>
(出願年月日)	
(Day/Month/Year Filed)	<input type="checkbox"/>
(出願年月日)	

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below.

(Application No.)	(Filing Date)
(出願番号)	(出願日)

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or 365(c) of any PCT international application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of application.

(Status: Patented, Pending, Abandoned)
(現況: 特許許可済、係属中、放棄済)
(Status: Patented, Pending, Abandoned)
(現況: 特許許可済、係属中、放棄済)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

Japanese Language Declaration (日本語宣言書)

委任状： 私は下記の発明者として、本出願に関する一切の手続きを米特許商標局に対して遂行する弁理士または代理人として、下記の者を指名いたします。(弁護士、または代理人の氏名及び登録番号を明記のこと)

POWER OF ATTORNEY: As a named inventor, I hereby

appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith (list name and registration number)

Donald R. Antonelli, Reg. No. 20,296; David T. Terry, Reg. No. 20,178; Melvin Kraus, Reg. No. 22,466; William I. Solomon, Reg. No. 28,565; Gregory E. Montone, Reg. No. 28,141; Ronald J. Shore, Reg. No. 28,577; Donald E. Stout, Reg. No. 26,422; Alan E. Schiavelli, Reg. No. 32,087; James N. Dresser, Reg. No. 22,973 and Carl I. Brundidge, Reg. No. 29,621

書類送付先

Send Correspondence to:

Antonelli, Terry, Stout & Kraus, LLP
Suite 1800
1300 North Seventeenth Street
Arlington, Virginia 22209

直接電話連絡先： (氏名及び電話番号)

Direct Telephone Calls to: (name and telephone number)

Telephone: (703) 312-6600
Fax: (703) 312-6666

唯一または第一発明者	Full name of sole or first inventor <u>Nobukazu KONDO</u>
発明者の署名	Inventor's signature <u>Nobukazu Kondo</u>
日付	Date <u>8/6/2001</u>
住所	Residence <u>Kawasaki, Japan</u>
国籍	Citizenship <u>Japan</u>
私書箱	Post Office Address c/o Hitachi, Ltd., Intellectual Property Group New Marunouchi Bldg. 5-1, Marunouchi 1-chome, Chiyoda-ku, Tokyo 100-8220, Japan

(第二以降の共同発明者についても同様に記載し、署名をすること)

(Supply similar information and signature for second and subsequent joint inventors.)

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

第二共同発明者		Full name of second joint inventor, if any	
第二共同発明者の署名		Kei SUZUKI	
日付	Second inventor's signature	Date	
	Hei Suzuki	Oct. 04. 2001	
住所	Residence		
	Kokubunji, Japan JPX		
国籍	Citizenship		
	Japan		
私書箱	Post Office Address		
	c/o Hitachi, Ltd., Intellectual Property Group New Marunouchi Bldg. 5-1, Marunouchi 1-chome, Chiyoda-ku, Tokyo 100-8220, Japan		
第三共同発明者		Full name of third joint inventor, if any	
第三共同発明者の署名		Kouki NOGUCHI	
日付	Third inventor's signature	Date	
	Koki Noguchi	Oct. 04. 2001	
住所	Residence		
	Kodaira, Japan JPX		
国籍	Citizenship		
	Japan		
私書箱	Post Office Address		
	c/o Hitachi, Ltd., Intellectual Property Group New Marunouchi Bldg. 5-1, Marunouchi 1-chome, Chiyoda-ku, Tokyo 100-8220, Japan		
第四共同発明者		Full name of fourth joint inventor, if any	
第四共同発明者の署名		Itaru NONOMURA	
日付	Fourth inventor's signature	Date	
	Itaru Nonomura	Oct. 11. 2001	
住所	Residence		
	Kawasaki, Japan JPX		
国籍	Citizenship		
	Japan		
私書箱	Post Office Address		
	c/o Hitachi, Ltd., Intellectual Property Group New Marunouchi Bldg. 5-1, Marunouchi 1-chome, Chiyoda-ku, Tokyo 100-8220, Japan		
第五共同発明者		Full name of fifth joint inventor, if any	
第五共同発明者の署名		Fifth inventor's signature	
日付	Date		
住所	Residence		
国籍	Citizenship		
私書箱	Post Office Address		

(第六以降の共同発明者についても同様に記載し、署名をすること)

(Supply similar information and signature for sixth and subsequent joint inventors.)

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

第六共同発明者		Full name of sixth joint inventor, if any	
第六共同発明者の署名	日付	Sixth inventor's signature	Date
住所		Residence	
国籍		Citizenship	
私書箱		Post Office Address	
第七共同発明者		Full name of seventh joint inventor, if any	
第七共同発明者の署名	日付	Seventh inventor's signature	Date
住所		Residence	
国籍		Citizenship	
私書箱		Post Office Address	
第八共同発明者		Full name of eighth joint inventor, if any	
第八共同発明者の署名	日付	Eighth inventor's signature	Date
住所		Residence	
国籍		Citizenship	
私書箱		Post Office Address	
第九共同発明者		Full name of ninth joint inventor, if any	
第九共同発明者の署名	日付	Ninth inventor's signature	Date
住所		Residence	
国籍		Citizenship	
私書箱		Post Office Address	

(第十以降の共同発明者についても同様に記載し、署名をすること)

(Supply similar information and signature for tenth and subsequent joint inventors.)